

## 8 BIT SHIFT REGISTER WITH OUTPUT LATCHES (3 STATE)


- HIGH SPEED  
 $f_{MAX} = 55 \text{ MHz (TYP.) AT } V_{CC} = 5 \text{ V}$
- LOW POWER DISSIPATION  
 $I_{CC} = 4 \mu\text{A (MAX.) AT } T_A = 25^\circ\text{C}$
- HIGH NOISE IMMUNITY  
 $V_{NIH} = V_{NIL} = 28 \% V_{CC} \text{ (MIN.)}$
- OUTPUT DRIVE CAPABILITY  
15 LSTTL LOADS FOR QA TO QH  
10 LSTTL LOADS FOR QH'
- SYMMETRICAL OUTPUT IMPEDANCE  
 $|I_{OH}| = |I_{OL}| = 6 \text{ mA (MIN.) FOR QA TO QH}$   
 $|I_{OH}| = |I_{OL}| = 4 \text{ mA (MIN.) FOR QH'}$
- BALANCED PROPAGATION DELAYS  
 $t_{PLH} = t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE  
 $V_{CC} \text{ (OPR)} = 2 \text{ V TO } 6 \text{ V}$
- PIN AND FUNCTION COMPATIBLE  
WITH LSTTL 54/74LS595

### DESCRIPTION



The M54/74HC595 is a high speed CMOS 8-BIT SHIFT REGISTERS/OUTPUT LATCHES (3-STATE) fabricated in silicon C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has 8 3-STATE outputs. Separate clocks are provided for both the shift register and the storage register.

The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state will always be one clock pulse ahead of the storage register.


All inputs are equipped with protection circuits against static discharge and transient excess voltage.



### PIN CONNECTIONS (top view)



# INPUT AND OUTPUT EQUIVALENT CIRCUIT




# TRUTH TABLE


INPUTS					OUTPUT
SI	SCK	SCLR	RCK	G	
X	X	X	X	H	QA THRU QH OUTPUTS DISABLE
X	X	X	X	L	QA THRU QH OUTPUTS ENABLE
X	X	L	X	X	SHIFT REGISTER IS CLEARED
L		H	X	X	FIRST STAGE OF S.R. BECOMES "L" OTHER STAGES STORE THE DATA OF PREVIOUS STAGE, RESPECTIVELY
H		H	X	X	FIRST STAGE OF S.R. BECOMES "H" OTHER STAGES STORE THE DATA OF PREVIOUS STAGE, RESPECTIVELY
X		H	X	X	STATE OF S.R IS NOT CHANGED
X	X	X		X	S.R. DATA IS STORED INTO STORAGE REGISTER
X	X	X		X	STORAGE REGISTER STATE IS NOT CHANGED

X: DON'T CARE

# LOGIC DIAGRAM



## LOGIC DIAGRAM



## TIMING CHART

